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WHAT IS SILICON PHOTONICS?
The implementation of high density photonic integrated circuits by 
means of CMOS process technology in a CMOS fab
Enabling complex optical functionality on a compact chip at low cost
Pictures, courtesy of imec
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Journal publications in silicon and silicon nitride photonics
2000-2019
silicon silicon nitride
TOPIC: (silicon OR silicon nitride) AND TOPIC: (photonic OR photonics) AND YEAR PUBLISHED: (2000-2019)
Timespan: All years. Indexes: SCI-EXPANDED.
(Conferences not included)
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SILICON PHOTONICS PLATFORMS TODAY
Today’s mature silicon photonics manufacturing platforms are “homogeneous” or 
“monolithic”: they build on materials and processes that are well established in 
CMOS environments.
56G Ge Electro-Absorption Modulator
56Gb/s eye diagram
56G Silicon Ring Modulator
56Gb/s eye diagram
8+1-channel DWDM (De-)Multiplexing Filter In-Plane Coupler
Surface-Normal Coupler
50G Ge Photodetector 50Gb/s eye diagram
56G Silicon Mach-Zehnder Modulator
Imec’s silicon photonics platform 6
DOUGHNUT
SILICON PHOTONICS















SILICON PHOTONICS MANUFACTURING PLATFORMS TODAY
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OUTLINE
The need for heterogeneous integration
Diversity in heterogeneous integration
Moving to wafer-scale heterogeneous process flows
The case of III-V on silicon
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LIMITATIONS OF CURRENT SOI AND SIN (OPEN ACCESS) PIC PLATFORMS
Feature/function SOI SiN




Bandwidth limitations Not established
Phase modulation
(thermal) Power hungry Very power hungry
Linear waveguide loss Good, not superb Superb
Nonlinear waveguide loss Problematic at high power Superb
Integrated detectors Good Not established
Integration with 
electronics Limited options Not established
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WHAT IS HETEROGENEOUS INTEGRATION
Generic:
Heterogeneous Integration refers to the integration of separately manufactured 
components into a higher level assembly that, in the aggregate, provides 
enhanced functionality and improved operating characteristics
In silicon photonics:
Heterogeneous Integration refers to the wafer-level integration of separately 
manufactured components or CMOS-uncommon materials onto silicon 
photonics wafers that, in the aggregate, provides enhanced functionality and 
improved operating characteristics
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FUTURE SOI AND SIN (OPEN ACCESS) HETEROGENEOUS PIC PLATFORMS
Feature/function SOI SiN





Linear waveguide loss Superb Superb
Nonlinear waveguide loss Less problematic Superb














VAST APPLICATION POTENTIAL, BEYOND TRANSCEIVERS
Communications
Microwave photonics, 5G




LIDAR and Beam forming
Virtual Reality - Augmented reality
Supercontinuum / frequency combs
Environmental sensing
Gas sensing in mid IR
Water/air quality sensing
Monitoring of critical infrastructure



























The need for heterogeneous integration
Diversity in heterogeneous integration
Moving to wafer-scale heterogeneous process flows
The case of III-V on silicon
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HETEROGENEOUS INTEGRATION: A STORY OF MANY MATERIALS
III-V on silicon
Colloidal quantum dots on silicon
Liquid crystals on silicon
Electro-optic materials on silicon (LiNbO3, BTO, PZT, polymers, …)
2D-materials (graphene, WSe2, WS2, MoS2…)
Etc.
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SOI carrier depletion/injection 
modulators are good enough for many 
applications but fail to serve others 
Exploration of many alternatives, 
based on heterogeneous integration of 




PZT (Lead Zirconate Titanate)






— LiNbO3: thin films bonded on silicon (nitride) circuitry (Harvard, Stanford, Sun 
Yat-sen University, UCSD, Sandia, UCSB…)
— BTO (Barium Titanate): epitaxially grown on silicon with STO buffer layer 
(IBM, Yale, imec, …)
— PZT: sol-gel deposition on any substrate (Ghent University)
— EO-polymers: spin coating + poling (KIT, ETHZ…)
Amplitude/phase modulators:
— Graphene: layer transfer (Berkeley, CNIT, imec …)
— 2D TMDCs (Columbia University, George Washington University…)
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LITHIUM NIOBATE ON SI HETEROGENEOUS INTEGRATION
P. O. Weigel, et. al., “Bonded thin film lithium niobate modulator on a 
silicon photonics platform exceeding 100 GHz 3-dB electrical modulation 
bandwidth,” Opt. Express 26(18), 23728–23739 (2018). He, M., et. al., “High-performance hybrid silicon and lithium niobate
Mach-Zehnder modulators for 100 Gbit s-1 and beyond,” Nat. Photonics 
13, 359–364 (2019). https://doi.org/10.1038/s41566-019-0378-6
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LITHIUM NIOBATE ON SIN HETEROGENEOUS INTEGRATION
N. Boynton, et. al., "A heterogeneously integrated silicon 
photonic/lithium niobate travelling wave electro-optic 
modulator," Opt. Express  28, 1868-1884 (2020). 
L. Chang, et. al., "Heterogeneous integration of lithium 
niobate and silicon nitride waveguides for wafer-scale 
photonic integrated circuits on silicon," Opt. Lett.  42, 803-
806 (2017). 
24




50GBit/s in plasmon slot 
waveguide








Koen Alexander et al,
Nature Communications (2018)
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VL=0.09 V.cm, allows very high speed 
modulators with low drive voltage
Stefan Wolf et al, Scientific Reports (2018)
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Current demonstrations up to 50GBit/s (eye diagrams), by CNIT & IMEC
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GRAPHENE MODULATORS
First Demonstration 50GBit/s modulation with graphene modulators (CNIT)
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OTHER 2D-MATERIALS
 Strong phase-modulation observed in several 
2D-materials
 Very low amplitude modulation
 Based on carrier injection: speed ?
See also Sorger-group (several arxiv papers)
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OUTLINE
The need for heterogeneous integration
Diversity in heterogeneous integration
Moving to wafer-scale heterogeneous process flows




Serving diversity of needs
Using established process steps
“Good enough photonics”




Need for process development
Record performance
Moderately low cost in volume
?
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MOVING TO WAFER-SCALE HETEROGENEOUS PROCESS FLOWS
Challenges:
• Thermal budget
• Annealing steps for heterogeneous material may damage earlier 
processing
• Annealing steps needed in later processing may damage heterogeneous 
material
• Contamination














1) process wafer or chiplets
2) Integrate on Si wafer
1) process wafer or chiplets
2) Integrate on Si wafer
1) process wafer or chiplets
2) Integrate on Si wafer
1) process wafer or chiplets









Non-recurrent engineering and tool investment cost
Heterogeneous integration leads to penalties in performance
Technology serves many heterogeneous integration cases and 
enables fast routes to market
Heterogeneous integration requires precise alignment

































The need for heterogeneous integration
Diversity in heterogeneous integration
Moving to wafer-scale heterogeneous process flows









WAFER-LEVEL APPROACHES FOR III-V INTEGRATION ON SI PICS
die-to-wafer bonding





III-V epitaxy on silicon
micro transfer printing
(III-V processing before bonding)
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No integration into platform
Yating Wan et al, Optica, 2019




No integration into platform




No integration into platform







T. Thiessen et al, Journal of Lightwave Technology, 2020
Flipped bonding of complete 
SOI-wafer (with all FEOL and 
BEOL structures)
Flipped bonding of complete 
unprocessed InP-wafer and 
subsequent processing
U. Toronto, CEA-LETI, Scintil
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BONDING: INP-ON-SOI-ON-SI3N4




COUPLING OF GROWN III-V-LASER WITH SILICON WAVEGUIDES
(a) SOI wafer with 300nm silicon layer
(b) STI-process defines trench and waveguide
(c) KOH etch to open trench.  Waveguide is protected
(d) III-V epitaxy







simultaneous transfer of 
multiple coupons using 
elastomer stamp
μ-TP combines advantages of flip-chip and die-to-wafer bonding
45
MICRO-TRANSFER-PRINTING
Stamp ( z, Ɵ, Tx, Ty )
Optics ( x, y, z )
Translation stages ( x, y )
Stamp + Motion + Optics
Mature InP processing
Efficient optical coupling possible 
Waveguide in-out devices (SOA)
Wafer-level test on source wafer
Parallel assembly of devices
Advanced laser sources
Requires local back-end removal 
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TRANSFER PRINTING
Transfer of micro-scale III-V coupons/devices to a Si target 
wafer
InP, GaAs, SOI, 2D materials, 0D materials
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MICRO-TRANSFER-PRINTING ON A SILICON PHOTONICS PLATFORM
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MICRO-TRANSFER-PRINTED III-V ON SILICON DEVICES
Jing Zhang et al, Optics Express, 2018 Jing Zhang et al, APL Photonics, 2019 
DFB lasers Widely tunable  lasers




MICRO-TRANSFER-PRINTED III-V ON SILICON DEVICES
R. Kou et al, Optics Express, 2020 50
MICRO-TRANSFER-PRINTED III-V ON SILICON NITRIDE DEVICES
C. Op de Beeck et al, Optica, 2020 
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INTEGRATION OF AMPLIFIERS AND LASERS ON SILICON NITRIDE
On-chip Gain
Ring-Laser
C. Op de Beeck et al, Optica, 2020 52
MODE-LOCKED-LASER BASED DUAL COMB SPECTROSCOPY
K. Van Gasse et al, CLEO, 2020 
Absorption line of CO
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TRANSFER PRINTING OF LINBO3
Courtesy B. Kuyken & T. Vanackere (Ugent – imec)
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SUMMARY
Heterogeneous integration is key to enabling new functionalities in silicon photonics
Broad diversity of heterogeneous material combinations and technologies in research
Adding heterogeneous integration to a complete process flow is non-trivial
Micro-transfer-printing has high potential in view of its agility and combination of 
“best-in-class” technologies
26/10/2020
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